The MU5 and MU6 computers : 無料・フリー素材/写真
The MU5 and MU6 computers / dullhunk
| ライセンス | クリエイティブ・コモンズ 表示 2.1 |
|---|---|
| 説明 | The MU5 and MU6 computersThe MUS was the Victoria University of Manchester's fifth computer (following the Mark I, Mercury, Metrovick 950 and Atlas projects). Development of the computer began in 1966.The machine utilised innovations in hardware and architecture that made it 20 times as fast as its predecessor the Atlas. Many of the design features of MUS were used by ICL in its successful 2900-series computers. The project was led by Tom Kilburn, with Derrick Morris leading the software team and Dai Edwards leading the hardware team.The SRC funded the project with a £630,000 grant over five years and ICL agreed to manufacture the hardware for the machine at cost price.The MUS was built by ICL using Motorola's MECL 2.5 small-scale Emitter Coupled Logic (ECL) integrated circuits, which were mounted on small integrated circuitThe MUS console foreground) with the machine in the background. Left to right-Pat McKissack Simon Lavington, Gordon Frank, Roland bett. Peter Whitehead. Tony Whitehouse, Lynne Plant (seated at the System Performance Monitor boards known as modules. These modules were plugged into 13-inch by 16-inch platters', each with a capacity of 200 modules.The instruction buffer unit prefetched instructions from the local store but, because jump instructions could disrupt the flow of sequential instructions, it included a jump history table. Known as the jump trace', it attempted to predict the result of ant impending jump instruction and prefetch the instructions required for a loop. These architectural innovations meant that the MUS only required aboutAs with Atlas, MUS was an asynchronous processor, partly because the physical size of the machine would have limited the clock frequency, but also because the time required for floating point operations was data dependent. The use of ECL enabled MUS to perform a floating point addition in an average of 250 ns compared to the 1.6 us of Atlas.half the number of instructions for a typical Algol program. With its ten-fold improvement in hardware speed, MUS achieved a 20-fold improvement in Achieving greater power power for users, compared to Atlas. To achieve greater power for users, MUS was designed for the efficient processing of Once it was commissioned in October 1974, MU5 ran a valuable computing high-level language programs in an interactive environment. This required an instruction set that would allow the generation of efficient, compact code by compilers, primarily at the Department of Computer Science, until it was dismantled in 1982. Fortran and Algol. Information on the nature of operands was made available to the hardware to allow optimal operand buffering.Scan the QR code rup to 25 active online users (out of a user community of about 100)nd out moreservice for upMU6The MUS had no addressable fast registers to eliminate the need for compilers tooptimise their use and to avoid the need to dump and restore their values during routine.Following MU5's commission. the team started work on the next machine. Several MU6 architectures were proposed:entry and exit. Frequently-used named quantities were held in a small high-speedassociatively-addressed name store of 32 64-bit words that formed a part of the onelevel store of the machine.MU6P was a microprocessor architecture for personal computers.Data Path Address PathArithmetic UnitAccumulator• MUGG was a highperformance machinefunded by a grant from SRC.UnitSecondary Operand Unit• A prototype MU6V parallel vector processing system based on Motorola 68000 microprocessors was constructed but never entered service.InstructionPrimary Operand UnitDescriptorOperandDescriptorOperandBufferBuffer SystemName StoreAddressing UnitProcessingUnitUnitStore Access Control Unit Current Page RegistersBy 1987, the University had purchased high-performance computers that were available to users across the institution. Among them was an Amdahl VP1100, which in 1998 sat alongside the national service Amdahl VP1200. The availability of University high performance computing meant that the costs of the Department developing custom high-performance computers for its own use could no longer be supported.StoreTo/From ExchangeThe MUS processor architecture, courtesy of Roland ibbettThe MUGG computer during constructionThe name store was part of the primary operand unit that decoded each instruction and fetched its primary operand, If the operand was a descriptor, the instruction was sent to the secondary operand unit where the descriptor was interpreted, and the secondary operand accessed.When MU6G ended service in 1987 it was the last large-scale computer system to be designed and built in the Department until Steve Furber's SpiNNaker-based BrainScaleS-1-a 1,036,800-core machine that successfully ran using over 1,000,000 cores in October 2018. BrainScaleS-1 had around 10 times the power of the Mark 70. |
| 撮影日 | 2022-06-14 12:25:01 |
| 撮影者 | dullhunk , Manchester, United Kingdom |
| 撮影地 | Hulme, England, UK 地図 |
| カメラ | Pixel 6 , Google |
| 露出 | 0.042 sec (1/24) |
| 開放F値 | f/1.9 |